Chọn tìm kiếm nâng cao

Physical Design Engineer

Số 52/5A Nguyễn Thị Thập, Phường Bình Thuận, Quận 7, TP.HCM
Hạn nộp hồ sơ: 23/06/2019

Hết hạn nộp đơn

Mô tả công việc

• Following standard practices, implement and verify deep sub-micron multi-million gate SoC (System on Chip) ASIC Designs;
• Working as part of a team and under closer supervision, tasks include but are not limited to synthesis of RTL netlist, development, design and implementation of top/block level floor-plans;
• Performance of clock-tree synthesis and high fan-out net synthesis;
• Plan place and route architecture; conduct static timing analysis. Implement DRC, LVS and Antenna;
• Determine the cause of any potential cause for gate array failure, ensuring parasitic extraction; and, perform design validation and provide formal verification.

Yêu cầu ứng viên

• Bachelors or Master’s degree in Engineering with 3+ years of ASIC physical design ( place and route ) experience;
• Proven APR hands-on tapeout ASIC experiences in 45nm and/or below technologies, fluent with Netlist-to-GDS flow using Synopsys/Cadence tools;
• Experienced to be an APR block owner or top-level integration/floorplanning/ APR engineer;
• Must be able to work independently, to collaborate with different teams, and to be flexible to take dynamic and challenging assignments. Must have good communication skills, and can take tapeout pressure;
• Experienced in Tcl/Perl scripting to innovate APR methodology;
• Low power implementation;
• Familiar with synthesis (RTL to Netlist);
• Experience in digital design flows including RTL synthesis, STA, PNR and Physical Verification. Experience with Cadence, Synopsys tools a plus;
• Preferred if you have managed a team of Physical Design Engineers;
• Strong understanding of LINUX & windows operating systems;
• Programming experience with Tcl, Perl, and Shell;
• Strong written and verbal communication skills.
• In the last year of undergraduate program in Electronics Engineering or Physics Engineering or with working experience of 1-2 years.
• Strong analytical, logical thinking, debugging skills.
• Good understanding of Fundamentals of Synchronous logic design.
• Good communication skills, positive attitude, and ability to work in a team environment.
• High GPA score (7.0 and above)
• A good command of English.
• Exposure to a scripting languages such as TCL, Perl, and/or C-shell is a plus.
• Prefer to working in Linux environment.
• Coursework in digital IC design is a plus.
• Prefer to experiencing with Verilog coding and verification.
• Project or industry experience in ASIC (Backend design: DFT, Layout, STA) is a plus.
• Prefer to understand process window & variation in semiconductor design

Quyền lợi được hưởng

.13th month salary; Bonus
.Overseas travel opportunities

Cách thức ứng tuyển

Công việc này đã hết hạn ứng tuyển!


Hình thức làm việc: Toàn thời gian
Số lượng cần tuyển: 1 người
Chức vụ: Nhân viên
Yêu cầu kinh nghiệm: Không yêu cầu
Yêu cầu giới tính: Không yêu cầu
Địa điểm làm việc: Hồ Chí Minh


Đang tải việc làm liên quan...

Chia sẻ việc làm tới bạn bè

Khóa học dành cho bạn

Đăng tin tuyển dụng
Hỗ trợ nhà tuyển dụng

Hotline CSKH: (024) 7107 9799

0862 69 19 29

Skype: topcv_cskh